Light output improvement of 10 W operated vertical LEDs via surface roughening using a commercialized developer by unknown
Light output improvement of 10 W operated vertical LEDs
via surface roughening using a commercialized developer
Tak Jeong • Hyung-Jo Park • Ki Chang Jung •
Jong Hyeob Baek • Jun-Seok Ha • Won-Sik Choi •
Si-Hyun Park
Received: 11 October 2014 /Accepted: 15 February 2015 / Published online: 25 February 2015
 The Author(s) 2015. This article is published with open access at Springerlink.com
Abstract We report improvement of improvement ef-
fectiveness of the light extraction efficiency of 10 W op-
erated InGaN-based vertical light-emitting diodes via
n-GaN surface roughening, using a commercial photoresist
(PR) developer as an etching solution, which was com-
pared with a conventional KOH-based solution. With the
conventional KOH-based solution for n-GaN surface
roughening, although both the depth and density of the etch
pyramid initially increased with etching time, the depth
eventually decreased and the density also decreased
gradually, resulting in degradation in improvement effec-
tiveness of extraction efficiency. Using the commercial PR
developer for etching, however, after an initial increase in
both the depth of the etch pyramid and its density, the
depth and density were maintained without degradation,
confirming the improvement in improvement effectiveness
of extraction efficiency as well as the improvement in run
to run fabrication uniformity. This may be due that with
developer the GaN surface is etched only along the dislo-
cation and is not etched over the non-defect region even as
etching time goes on.
1 Introduction
Light-emitting diodes (LEDs) have many advantages as
light sources, such as high-energy efficiency, long life-
times, small size, excellent color rendering, and coverage
of the entire optical spectrum from infrared (IR) to ultra-
violet (UV). Various applications include indoor/outdoor
general lighting, backlighting for liquid–crystal displays,
automobile lighting, visible-light communications, and
sterilization. LED efficiency, an important issue for all of
the applications mentioned, can be divided into the fol-
lowing sub-efficiency categories: internal quantum effi-
ciency, extraction efficiency, external quantum efficiency,
wall-plug efficiency, and luminous efficiency. The internal
quantum efficiency is defined as the ratio of the number of
photons from the active region to the number of electrons
injected into the LED. The extraction efficiency is defined
as the ratio of the number of photons in free space to the
number of photons from the active region. The external
quantum efficiency is defined as the ratio of the number of
photons in free space to the number of electrons injected
into the LED; thus, the external quantum efficiency is equal
to the product of the internal quantum efficiency and the
extraction efficiency. The wall-plug efficiency is defined as
the ratio of optical power out to electrical power in, and is
therefore equal to the external quantum efficiency multi-
plied by the ratio of the photon energy to the electron
energy. Finally, the luminous efficiency is defined as the
ratio of luminous flux out to the electrical power in, and is
therefore equal to the wall-plug efficiency multiplied by the
standard luminous flux per optical power.
With regard to the extraction efficiency, the semicon-
ductor material has a high refractive index; thus, some of
the light generated inside the semiconductor cannot escape
to the outside due total internal reflection at the interface. A
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simple rectangular-structured LED of InGaN-based mate-
rial (refractive index: 2.5) is estimated to have an extrac-
tion efficiency of only 4 % [1], which is extremely small.
Numerous studies have investigated methods of improving
the extraction efficiency in LEDs, including chip shaping
[2], flip-chip packaging [3], patterned sapphire substrates
[4–7], resonant cavities [8], photonic crystal structures [9],
surface plasmon coupling [10, 11], and surface roughening
[12–31].
The surface roughening method is used to minimize the
total internal reflection of the LED material through arti-
ficial roughening of the semiconductor’s surface. This
method is used widely due to its relatively simple fabri-
cation process and improved extraction efficiency. Various
approaches have been used to roughen the surface of
InGaN-based LEDs, which are actually considered as one
of the most popular among the various material-based
LEDs in view of various device applications. With a con-
ventional planar-type LED, the top p-GaN surface can be
roughened [12–21] and (or) the n-GaN surface can also be
roughened using a double-transfer technique for the wafer
[22–24]. An additional layer, such as ZnO [25] or ITO [26],
can be added to p-GaN and then roughened. With a ver-
tical-type LED, the n-(or undoped) GaN surface can be
roughened or patterned, after the substrate separation pro-
cess [27–32]. While the roughening of the surface can be
processed using several different methods, including wet-
etching [12–14, 27, 28], dry-etching [15–17, 29], laser
treatment [18, 19, 31], or control over the growth condi-
tions [20, 21, 32], the wet-etching is commonly used, due
to its low cost and simple experimental procedure. A KOH
based-solution is one of the more widely used etchants for
the wet-etching technique [33].
In this study, a commercial PR developer was suggested
to be used for n-GaN surface roughening, and showed the
improvement of improvement effectiveness of the light
extraction efficiency of 10 W operated InGaN-based ver-
tical LEDs with it, in comparison with the conventional
KOH-based solution, in addition to the improvement in run
to run fabrication uniformity. The detail etching mechan-
isms of InGaN surface etching was provided to explain the
enhanced effects with the PR developer.
2 Experimental
Figure 1 shows scanning electron microscopy (SEM) im-
ages of N-face n-GaN surfaces etched using the conven-
tional KOH etchant, for several etching times. A 5 mol
KOH solution and an etching temperature of 80 C were
used for each case shown. Hexagonal pyramid-like patterns
were observed over the entire n-GaN surface as a result of
etching [27]. The height of the hexagonal pyramid
increased with the etching time up to *10 min, as shown
in Sample #4, upon which a maximum height of*1.6 lm
was achieved; however, the height decreased as the etching
time increased beyond 10 min. The insets in Fig. 1 show
the density of the etch pyramid in views with zoom-out
scale. The density of hexagonal pyramids appeared to in-
crease initially with the etching time up to*3 min 40 s, as
shown in Sample #3, but subsequently decreased with ad-
ditional etching time. Here we prepared our samples with
focusing on showing the etch trend with the variation of the
pyramid height with constant interval. Therefore SEM
pictures are with the pyramid heights of 0.4 lm in #1,
0.8 lm in #2, 1.2 lm in #3, 1.6 lm in #4, 1.0 lm in #5,
and 0.5 lm in #6, respectively. For the sample with etch
duration between #3 and #4 (it is not shown here), 6 min
KOH etching duration resulted in the sample with the
pyramid height of*1.3 lm and the pyramid density of the
decreased value in comparison with #3.
Figure 2 shows, on the other hand, SEM images of the
N-face of n-GaN surfaces etched by the commercial PR
developer (AZ300MIF, AZ Electronics Materials Corp.,
USA) for several etching times. Etching was conducted at
60 C. The height of the hexagonal pyramids increased
slowly with the etching time up to 110 min; Sample #5
shows the maximum height. Additional etching (beyond
110 min) did not affect the height of the pyramids (i.e., no
additional change was observed), as shown in Sample #6.
The density of the pyramids reached a maximum after
35 min of etching, as shown in Sample #2, and remained
relatively unchanged with additional etching time.
We measured the total GaN thickness remaining of the
sample after etching, d. The initial total GaN thickness
before etching was 5 lm. Table 1 shows the measured
result for d, accompanying the pyramid height or etched
height, h. (See Fig. 5 for the definition of d and h in the
sample) We can see the total GaN thickness remaining
after etching decreased with etching time by KOH etching
and it finally became same with the pyramid height, h. By
developer etching, on the other hand, the total GaN
thickness remaining after etching remained as a constant
value (*5 lm) while the pyramid height, h increased
initially and then was saturated, indicating no further more
etching.
We fabricated InGaN-based vertical-type LED chips to
compare the output power of the LED surface-roughened
by the PR developer to that created by etching with a KOH-
based solution. The epitaxial layer was prepared on a
c-plane sapphire substrate by metal–organic chemical va-
por deposition (MOCVD), and consisted of an n-GaN layer
with the thickness of 5 lm, InGaN/GaN multiple quantum-
well (MQW) active layers, an AlGaN electron-blocking
layer (EBL), and a p-GaN layer. Using wafer bonding and
the laser lift-off process, the vertical LED chip with the
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N-face n-GaN surface as the surface top was prepared. The
size of the individual chips was 1.8 9 1.8 mm2. The
N-face n-GaN surface was roughened to the various etch-
ing conditions shown in Figs. 1 and 2 using the PR
developer or KOH solution. The same GaN LED wafer was
used for the comparison etch test. We mounted each LED
chip in a ceramic package and encapsulated it with epoxy
resin. Then we placed the PKG LED on a thermal stage. In
Fig. 1 Scanning electron microscopy (SEM) images of the N-face
n-GaN surface etched with a conventional KOH etchant solution, for
several etching times. The etching time and the height of the
hexagonal cones resulting from etching are indicated. The inset shows
the etch pyramid density in views with zoom-out scale
Fig. 2 SEM images of the N-face n-GaN surface etched by a commercial photoresist (PR) developer (AZ300MIF, AZ Electronics Materials
Corp., USA)
Table 1 The pyramid height or etched height, h and the total GaN thickness remaining, d, after etching for each sample in Figs. 1 and 2
Sample # #1 #2 #3 #4 #5 #6
h in KOH etching *0.4 *0.8 *1.2 *1.6 *1.0 *0.5
d in KOH etching *5 *4 *3.5 *2.5 *1.5 *0.5
h in developer etching *0.6 *1.2 *1.2 *1.2 *1.6 *1.6
d in developer etching *5 *5 *5 *5 *5 *5
unit: lm
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order to examine its operation properties, each chip was
operated under the pulsed current injection with a pulse
width of 1 ms and a duty cycle of 0.1 %, minimizing a
heating effect. Figure 3 shows output power under the in-
put current level of 2 A for all samples in Figs. 1 and 2,
from Sample #1 to #6 with KOH and the developer.
It is a common notion that the pyramid density is indeed
an important key factor while the pyramid height is not a
major one as long as it is higher than a certain critical
value. To state it differently, the pyramid height must be
higher than the certain critical value in order for keeping
the high light extraction efficiency. This critical value
seems to be at least 1.5 lm from our experimental results.
For the samples roughened with KOH, the output power
increased rapidly until at Sample #3, which may be con-
tributed to both the increment of the pyramid density and
the increment of the pyramid height. In the time zone be-
tween Sample #3 and Sample #4, however, the output
power seemed to remain relatively unchanged which may
be contributed to two conflicting effects, i.e., the slight
decrease in the pyramid density and the increase in the
pyramid height to 1.6 lm. Therefore the pyramid height
still contributed to the increase of the extraction efficiency
until this height reached the critical value. After Sample
#4, there was the rapid decrease in the output power, which
may be considered to be mainly due to the decrease in the
pyramid density. For the samples roughened with the de-
veloper, the output power increased rapidly until at Sample
#2, which may be contributed to both the increment of the
pyramid density and the increment of the pyramid height.
However, the rate of the increment of the output power was
down after Sample #2, showing the relatively slow increase
in the output power until Sample #5, and then it seemed to
be zero after Sample #5, showing no increment in the
output power. That shows clearly that the effect of the
height of the pyramids becomes negligible after the certain
height (over 1.5 lm in our case). In comparison of the inset
of #3 of Fig. 1 and that of #2 of Fig. 2, we can observed
that there is a considerable portion of void over a whole
wafer in #3 of Fig. 1 and therefore that the pyramid density
in #2 of Fig. 2 is higher than that in #3 of Fig. 1, resulting
in ample differences in their extraction efficiency in Fig. 3.
About the concern related with concentration of KOH
etchant, we observed that a dilute KOH etchant for the
etching process made no difference in these phenomenon
characteristics, but a difference only in an etching rate or
equivalently an etching time.
To sum up, the certain critical value of the pyramid
height can be reached by KOH etching. The pyramid
density, however, was drastically decreased with the
etching time by KOH etching, resulting in decreasing the
light output power. On the other hand, the surface state
with the pyramid height of over 1.5 lm can have the
maximum value of the pyramid density simultaneously by
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Fig. 3 Output power at the input current level of 2 A for all InGaN-
based vertical-type LEDs with n-GaN surface roughening shown in






















































Fig. 4 a Output power as a function of the input current for the
samples with maximum output power in Fig. 3, that is, Sample #4
with KOH and Sample #5 with the developer. The inset shows an
emission image of the chip (size: 1.8 9 1.8 mm2) at a 10-mA input
for Sample #5 with the developer. b Current verses voltage graph
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We also measured output power as a function of the
input current for the samples with maximum output power
in Fig. 3, that is, Sample #4 with KOH and Sample #5 with
the developer, which is shown in Fig. 4a. The LED etched
by the developer and KOH solution produced output
powers of 4.12 W and 3.11 W, respectively, for an input
current of 3 A, corresponding to a 34.5 % enhancement in
the improvement effectiveness of the extraction efficiency
for the LED etched by the developer. In I–V curve of (b),
there was little difference between two samples indicating
no difference in electronics properties resulted from dif-
ferent etching solutions.
It was reported that the formation of etch pits during etch of
Ga-face GaN surface is on the dislocation sites [34] and it was
also reported that the density of the protruding etch features
during etch of N-face GaN surface correlates with the density
of dislocations established from cross-sectional TEM inves-
tigation of the same material [35]. From the above reported
results, Table 1 as well as SEM photos of Figs. 1 and 2 have
naturally led us to the schematic diagram of Fig. 5 for the
etching process, following the proposal of possible etching
mechanism. With KOH, the GaN surface is initially etched
along the dislocation [34, 35]. As etching time goes on,
however, it become to be etched over the whole GaN surface
including the non-defect region. As a result, the pyramid
density starts to decrease after a certain etching time. With
developer, however, the GaN surface is etched only along the
dislocation. TheGaN surface is not etched over the non-defect
region even as etching time goes on. As a result, the pyramid
density is continuously kept after a certain etching time.
3 Conclusions
A commercial PR developer was used as the etching so-
lution for n-GaN surface roughening in a vertical-type LED
chip with 1.8 9 1.8 mm2 area. The LED extraction
efficiency improved by 34.5 % in *10 W operations, in
comparison with that of an LED etched with a conventional
KOH-based solution, showing the output power of 4.12 W.
For the n-GaN surface etched by the commercial PR de-
veloper, the two key parameters for the enhancement of the
LED extraction efficiency, the etch pyramid height and the
density of pyramids, increased initially and then became
saturated over time, without degradation or decrease in
function. Thus, the optimization of these two key pa-
rameters may occur simultaneously after a certain etching
time has elapsed, enhancing the extraction efficiency of the
LED, and improving the stability in run-to-run process
uniformity. These results were attributed to that the GaN
surface using developer is etched only along the dislocation
and not etched over the non-defect region even as etching
time goes on.
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